



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/816,796      | 03/23/2001  | Paul E. McKenney     | BEA9-2001-0001-US1  | 5819             |

30011 7590 05/06/2004

LIEBERMAN & BRANDSDORFER, LLC  
12221 MCDONALD CHAPEL DRIVE  
GAITHERSBURG, MD 20878

EXAMINER

TSAI, HENRY

ART UNIT PAPER NUMBER

2183

DATE MAILED: 05/06/2004

4

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

09/816,796

Applicant(s)

MCKENNEY, PAUL E.

Examiner

Henry W.H. Tsai

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 23 March 2001.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-25 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).  
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 3. 6) ☐ Other: \_\_\_\_\_

Art Unit: 2183

**DETAILED ACTION**

***Specification***

1. The disclosure is objected to because of the following informalities:

at page 7, line 26, ",or by inserting special assembly language instructions" is redundant and should be deleted.

Appropriate correction is required.

***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-25 are rejected under 35 U.S.C. 102(b) as being anticipated by Hagersten (U.S. Patent No. 5,749,095), hereafter referred to as Hagersten'095.

Art Unit: 2183

Referring to claims 1 and 12, Hagersten'095 discloses as claimed a method for maximizing CPU performance in a multiprocessor (see Figs. 1 or 2), comprising: (a) allowing local memory (18A or 18B, see Fig. 2) operations to execute in an arbitrary order (since the cache L2 is individually used by the associated processor 16, see Fig. 2); and (b) providing execution constraints for shared memory (memory 56, see Fig. 1) operations (since the shared memory 56 is controlled by data controller (DC 54) through system interface logic 62, see Col. 12, lines 5-25, regarding the control of write transactions when two nodes performing a transaction to an address) .

As to claims 2, 13, and 23, Hagersten'095 also discloses: assigning first and second registers of a CPU for storing associated first and second instruction addresses (inherently the processor 16 comprises registers such as MAR (memory address register) or CAR (control address register for storing instruction addresses)) .

As to claim 3, Hagersten'095 also discloses: providing a third instruction referencing said registers (inherently existing when the registers is referred to such as the destination register in a LOAD instruction) .

As to claims 4 and 14, Hagersten'095 also discloses: said third instruction specifies ordering between said first and

Art Unit: 2183

second instructions (inherently existing when the instruction registers are referred to as the destination register in such as a LOAD instruction).

As to claims 5 and 15, Hagersten'095 also discloses: said third instruction indicates said first instruction's execution attaining a first specified state of execution prior to said second instruction's execution attaining a second specified state of execution (note this occurs when either one of the first instruction and the second instruction depends from the other).

As to claims 6 and 16, Hagersten'095 also discloses: said first and said second specified states of execution are selected from the group consisting of: committing instruction execution, initiating memory access, completing a memory access, initiating an I/O access, completing an I/O access, and completing instruction execution (note this occurs when either one of the first instruction and the second instruction depends from the other).

As to claims 7, 17, and 24, Hagersten'095 also discloses: assigning a sequence number to an associated instruction for maintaining instruction ordering (note this is inherently existing the Hagersten'095's system when a sequence of program is executed such as a logical address or physical address

Art Unit: 2183

numbers)

As to claims 8 and 18, Hagersten'095 also discloses:  
statically encoding said sequence number within said instruction  
(inherently existing in the processor 16 when a sequence of  
program is therein).

As to claims 9 and 19, Hagersten'095 also discloses:  
dynamically encoding said sequence number within said  
instruction (as set forth above, inherently the processor 16  
comprises registers such as MAR (memory address register) or CAR  
(control address register for storing instruction addresses and  
for dynamically encoding the sequence number)).

As to claims 10 and 20, Hagersten'095 also discloses:  
placing a range of instructions into a hierarchical ordering  
system (note the control unit of the Hagersten'095's CPU is  
reasonably and broadly interpreted as a hierarchical ordering  
system and a range of instructions is inherently placed in a  
process table ).

As to claims 11, 21 and 25, Hagersten'095 also discloses:  
implementing a special instruction for maintaining a  
hierarchical execution of said instruction (such as a  
microinstruction inherently existing in the processor 16 for  
control the instruction execution).

Referring to claim 22, Hagersten'095 discloses as claimed a

Art Unit: 2183

processor for use in a multiprocessor computer system, comprising: a first instruction for allowing local memory operations to occur in an arbitrary order, a second instruction for providing shared memory operation constraints (note the above limitations are disclosed by Hagersten'095 as set forth above in claim 1); a third instruction for managing order of execution of said first and second instructions (note the above limitations are disclosed by Hagersten'095 as set forth above in claim 4); wherein execution of said second instruction is responsive to said first instruction reaching a specified state of execution and said specified state of execution is selected from the group consisting of: committing instruction execution, initiating memory access, completing a memory access, initiating an I/O access, completing an I/O access, and completing instruction execution (note the above limitations are disclosed by Hagersten'095 as set forth above in claims 5 and 6).

#### **Conclusion**

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure wherein Shibata et al.'495 discloses a multi-processor system comprising bus arbiter for controlling the access of local memory and shared

Art Unit: 2183

memory; Sandberg'625; Ohsawa et al.'832; and Parrish et al.'350 all also disclose local and shared memory using such as memory address mechanism for maximizing CPU performance in a multiprocessor system similar to the claimed invention..

**Contact Information**

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dr. Henry Tsai whose telephone number is (703) 308-7600. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 5:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner supervisor, Eddie Chan, can be reached on (703) 305-9712. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the TC 2100 receptionist whose telephone number is (703) 305-3900.

6. In order to reduce pendency and avoid potential delays, Group 2100 is encouraging FAXing of responses to Office actions directly into

**the Group at fax number: 703-872-9306.**



Application/Control Number: 09/816,796


Page 8

Art Unit: 2183

This practice may be used for filing papers not requiring a fee.

It may also be used for filing papers which require a fee by applicants who authorize charges to a PTO deposit account.

Please identify the examiner and art unit at the top of your cover sheet. Papers submitted via FAX into Group 2100 will be promptly forward to the examiner.



HENRY W. H. TSAI  
PRIMARY EXAMINER  
April 27, 2004